Electronic circuit design - PDFSEARCH.IO - Document Search Engine

Electronic circuit design
Results: 999

#	Item
521	Managing Quartus II Projects Add to Reading List Source URL: www.altera.com Language: English - Date: 2014-08-15 19:37:13 Electronic design automation Hardware description languages Altera VHDL Logic synthesis Application-specific integrated circuit Electronic engineering Electronics Altera Quartus
522	CSEE W4823x Prof. Steven Nowick CSEE* W4823x Course Information Handout 1 Add to Reading List Source URL: www.cs.columbia.edu Language: English - Date: 2012-09-05 12:10:27 Digital electronics Computer engineering Algorithmic State Machine VHDL Register-transfer level Logic synthesis Asynchronous circuit Power optimization Integrated circuit design Electronic engineering Electronic design automation Electronic design
523	Quarterly newsletter for verification engineers About This Issue Welcome to the Advanced Verification Bulletin! With every leap in design complexity, Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2014-11-07 12:00:58 Logic design Functional verification Electronic design E Verification Logic simulation Integrated circuit design Semulation Hardware emulation Electronic engineering Digital electronics Hardware verification languages
524	ISSCC 2015 SILICON SYSTEMS – SMALL CHIPS FOR BIG DATA February 22-26, 2015 \| San Francisco Marriott Marquis \| San Francisco, California, USA Add to Reading List Source URL: isscc.org Language: English - Date: 2014-09-02 09:03:36 Integrated circuits Electromagnetism Logic families Digital electronics Semiconductor devices CMOS Mixed-signal integrated circuit Integrated circuit design Transistor Electronic engineering Electronic design Electronics
525	White Paper Understanding DO-254 Compliance for the Verification of Airborne Digital Hardware October 2009 Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2014-11-07 12:44:09 Integrated circuits Formal methods DO-254 Functional verification Logic simulation Electronic design automation Integrated circuit design Formal equivalence checking Synopsys Electronic engineering Electronics Electronic design
526	The Design of Low-Latency Interfaces for Mixed-Timing Systems Tiberiu Chelcea and Steven M. Nowick Department of Computer Science Columbia University Add to Reading List Source URL: www.cs.columbia.edu Language: English - Date: 2008-11-28 17:14:05 Electromagnetism Clock signal Synchronization Electronic design Asynchronous system electronic design automation Central processing unit Synchronous circuit Clock Electronic engineering Electrical circuits Electrical engineering
527	Recommended HDL Coding Styles Add to Reading List Source URL: www.altera.com Language: English - Date: 2014-08-12 19:19:16 Logic design Electronic design VHDL Field-programmable gate array Altera Quartus Verilog Logic synthesis Altera Application-specific integrated circuit Electronic engineering Hardware description languages Electronic design automation
528	Research Summary July 27, 2014 Prof. Steven Nowick Department of Computer Science (and by courtesy, Electrical Engineering) Columbia University, New York, NY OVERVIEW Add to Reading List Source URL: www.cs.columbia.edu Language: English - Date: 2014-08-10 17:04:12 Synchronization Electromagnetism Clock signal Electronic design automation Communication Asynchronous system Asynchronous circuit Network On Chip Pipeline Electronic engineering Electrical circuits Electrical engineering
529	Advances in Designing Clockless Digital Systems Prof. Steven M. Nowick [removed] Department of Computer Science (and Elect. Eng.) Columbia University Add to Reading List Source URL: www.cs.columbia.edu Language: English - Date: 2010-10-26 12:11:31 Electrical engineering Electronics Synchronization Asynchronous system electronic design automation Asynchronous circuit Central processing unit Clock Digital electronics Electronic engineering Clock signal Electrical circuits
530	White Paper Accelerating 20nm Double Patterning Verification with IC Validator Author Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2014-11-07 14:28:20 Design closure Signoff Multiple patterning Physical design Dermatopontin Standard cell DPT vaccine Validator Application-specific integrated circuit Electronic engineering Electronic design automation Design rule checking

UPDATE